

(19)



Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) Publication number:

0 660 433 A2

(12)

EUROPEAN PATENT APPLICATION

(21) Application number: 94120567.6

(51) Int. Cl.⁶: H01P 1/203

(22) Date of filing: 23.12.94

(30) Priority: 24.12.93 JP 346046/93

(43) Date of publication of application:
28.06.95 Bulletin 95/26(84) Designated Contracting States:
DE FR GB(71) Applicant: NEC CORPORATION
7-1, Shiba 5-chome
Minato-ku
Tokyo (JP)(72) Inventor: Yamamoto, Osamu, Nec Corporation
7-1, Shiba 5-chome
Minato-ku,

Tokyo (JP)

Inventor: Ohmagari, Shinichi, Nec
Corporation

7-1, Shiba 5-chome

Minato-ku,

Tokyo (JP)

Inventor: Nishida, Masakazu, Nec Corporation

7-1, Shiba 5-chome

Minato-ku,

Tokyo (JP)


(74) Representative: VOSSIUS & PARTNER
Postfach 86 07 67
D-81634 München (DE)

(54) High-frequency choke circuit.

(57) A high-frequency choke circuit comprises a dielectric layer (2, 3, 8, 9) covered with grounding conductors (10, 11), a lead line (1) of high-impedance and capacitance lands (4, 5) formed within the dielectric layer, and through-holes (6, 7) connecting the lead line and the capacitance lands. The capacitance lands are disposed closer to the grounding conductors, resulting in large capacitance with small areas. The capacitance lands are formed on a layer

distant from the layer on which the lead line is formed. Therefore, unnecessary electromagnetic coupling with other circuits formed on the same layer as the lead line can be reduced. The grounding conductors cover both surfaces of the dielectric layers that incorporate the capacitance lands and the lead line to thereby shield the circuit formed in the dielectric layers electromagnetically from outside.

FIG.2



EP 0 660 433 A2

The present invention relates to a high-frequency choke circuit and, more specifically, to a high-frequency choke circuit for preventing the passage of high-frequency waves such as microwaves and millimeter waves to ensure isolation between circuits.

In microwave and millimeter wave circuits, a high-frequency choke circuit is indispensable for supplying a DC bias to semiconductor devices, for instance. The high-frequency choke circuit is generally comprised of a high-impedance section and a low-impedance section (capacitance section). The capacitance section is an important factor in miniaturization of the entire circuit, in particular, because it requires an increasingly wider area with decreasing frequency.

Various circuit configurations have been proposed to advance miniaturization. The high-frequency choke circuit disclosed in Japanese Patent Laid-open Publication No. Hei. 4-284002 will be described below as an example of such configurations.

Fig. 1 is a schematic sectional view showing a configuration of the conventional high-frequency choke circuit in the above publication. This high-frequency choke circuit is formed in a multilayered substrate. More specifically, a high-impedance line 51 and a first grounding conductor 52 are formed on surface layer P1, a low-impedance line (capacitance land) 53 is formed on second layer P2, and a second grounding conductor 54 is formed on third layer P3. The high-impedance line 51 and the capacitance land 53 are connected in series via a through-hole 55. The capacitance land 53 is interposed between the grounding conductors 52 and 54.

In the above conventional high-frequency choke circuit, input and output lines that are connected to a device such as a GaAs FET and interconnections of a matching circuit, etc., are also formed on surface layer P1. Electromagnetic coupling is thus likely to occur through space, which prevents the choke circuit from having sufficient high-frequency interruption and shielding effects. As a result, an active circuit such as an amplifier circuit cannot operate stably enough.

An object of the present invention is to provide a high-frequency choke circuit enabling the entire circuit to be miniaturized but having sufficient high-frequency interruption and shielding effects.

According to the invention, a dielectric layer has grounding conductors formed on both surfaces thereof and a lead line formed at the center thereof. Further the dielectric layer has at least one capacitance conductor formed therein with the capacitance conductor disposed closer to the grounding conductor than the lead line and opposed to the grounding conductor to make a capacitor. At

least one through-hole is formed in the dielectric layer to connect the lead line and the capacitance conductor.

The lead line is a high-impedance line formed inside the dielectric layer. Since the capacitance conductor is disposed close to the grounding conductor, a large capacitance can be obtained with a small area, resulting in a low-impedance capacitor.

Since the capacitor constituted of the capacitance conductor is distant from the central layer in which the lead line is formed, unnecessary electrical coupling with a circuit formed in the center layer or a layer closer to the center layer can be reduced.

The grounding conductors cover both surfaces of a dielectric layer that incorporates the capacitance conductor and the lead line to thereby shield the circuit formed in the dielectric layer electromagnetically from outside.

Since the lead line is a high-impedance line formed inside the dielectric layers and the capacitance conductors are disposed close to the grounding conductors, the choke circuit of the present invention can provide a low-impedance capacitor having a large capacitance with a small area. As a result, a superior high-frequency interruption effect can be obtained while occupying only a small occupation area.

Since the capacitor constituted of the capacitance conductor is formed on a different layer distant from the central layer on which the lead line is formed, it does not cross, on the same plane, microwave or millimeter wave circuits that are formed on the center layer or a layer close to the center layer. Therefore, unnecessary electromagnetic coupling can be prevented and the circuit operation can be stabilized. Further, because capacitance patterns and interconnection patterns are formed in a multilayer structure, the entire circuit can be miniaturized.

Since the grounding conductors enclose the dielectric layers that incorporate the capacitance conductors and the lead line, the circuit formed on the dielectric layers can be shielded electromagnetically from outside. In particular, because it is capable of preventing radiation from the internal circuit toward the outside, the high-frequency choke circuit of the invention is suitable for use in a microwave circuit, for instance.

Fig. 1 is a schematic sectional view of a conventional high-frequency choke circuit;

Fig. 2 is a schematic sectional view of a high-frequency choke circuit according to a first embodiment of the present invention;

Fig. 3 is a schematic plan view of the choke circuit in Fig. 2;

Fig. 4 is a schematic perspective view of the choke circuit in Fig. 2;

Fig. 5 is a schematic plan view of the choke circuit according to a second embodiment of the present invention; and

Fig. 6 is a schematic sectional view of a high-frequency choke circuit according to a third embodiment of the present invention.

Preferred embodiments of the present invention will be hereinafter described with reference to the accompanying drawings.

Fig. 2 is a schematic sectional view of a high-frequency choke circuit according to an embodiment of the invention. Fig. 3 is a schematic plan view and Fig. 4 a perspective view of the same choke circuit. The sectional view of Fig. 2 is taken along line A-A in Fig. 3. The respective schematic diagrams are for illustrating the configuration, and do not directly represent the actual dimensions and the proportional relationships therebetween.

Multilayered structure

Referring to Fig. 2, a lead line 1 is interposed between dielectric layers 2 and 3, and capacitance lands 4 and 5 are so formed as to be spaced vertically from the lead line 1 by a prescribed distance. The capacitance lands 4 and 5 are electrically connected to the lead line 1 via through-holes 6 and 7 formed inside dielectric layers 2 and 3.

The respective capacitance lands 4 and 5 are opposed to the grounding conductors 10 and 11 with dielectric layers 8 and 9 interposed in between. Thickness d of the dielectric layers 8 and 9 is made smaller than the thickness of the dielectric layers 2 and 3, so that the capacitance lands 4 and 5 are closer to the grounding conductors 10 and 11 than the lead line 1. Both surfaces of the dielectric layers are covered with the grounding conductors 10 and 11.

In other words, the choke circuit of this embodiment is comprised of a multilayered circuit substrate having what is called a tri-plate structure. That is, the capacitance layers LC1 and LC2 having capacitance lands 4 and 5 thereon are spaced vertically from the central signal layer LS on which the lead line 1 is formed. The lead line 1 is connected to the capacitance lands 4 and 5 via the through-holes 6 and 7 that are respectively formed between signal layer LS and capacitance layers LC1 and LC2.

Further, the grounding layers LG1 and LG2, over which the grounding conductors 10 and 11 are entirely formed, are spaced from capacitance layers LC1 and LC2 by distance d . Since the distance d is smaller than the distance between the signal layer LS and the capacitance layers LC1 and LC2, the capacitance layers LC1 and LC2 are closer to the grounding layers LG1 and LG2 than the signal

layer LS. The spaces between layers are filled with a dielectric material.

Lead line

Formed in the signal layer LS that is located approximately at the center of the dielectric layers, the lead line 1 is a high-impedance line that is necessary for the choke circuit, to enable the passage of a DC bias and refuse that of a high-frequency signal.

Capacitance lands

The capacitance lands 4 and 5 are respectively opposed to the grounding conductors 10 and 11 with the dielectric layers 8 and 9 of thickness d interposed in between. Thus, the top and bottom capacitors for bypassing a high-frequency wave are provided in parallel.

The capacitance lands 4 and 5 provides a low-impedance line connected to the lead line 1, and are circular in this embodiment as shown in Figs. 2 and 3. The areas of the capacitance lands 4 and 5 may be set arbitrarily to obtain a required capacity. The shape of the capacitance lands is not limited to a circular one, and they may have a fan shape having a prescribed central angle. As illustrated in Fig. 5, the capacitance can be halved by setting the central angle at 180° . Similarly the capacitance can be reduced to $1/3$ by setting the central angle at 120° .

The interval distance d between the capacitance land 4 and the grounding conductor 10 and between the capacitance land 5 and the grounding conductor 11 is set to $1/2$ or less, preferably $1/3$, of the interval distance between the signal layer LS and the grounding layers LG1 and LG2. If, for example, the interval between the grounding conductors 10 and 11 in the multilayered circuit substrate is $500\text{ }\mu\text{m}$, the interval distance d is set at $80\text{ }\mu\text{m}$.

Since two parallel high-frequency bypass capacitances are formed by the capacitance lands 4 and 5 and further the capacitance lands 4 and 5 are disposed close to the grounding conductors 10 and 11, a large capacitance can be obtained with a small area. This contributes to a further reduction of the impedance of the low-impedance line.

Further, because the capacitance lands 4 and 5 are formed in the layers that are distant from the signal layer LS, they do not cross, on the same plane, a microwave circuit that is formed on the signal layer LS or a layer close to the signal layer LS. This contributes to the reduction of unnecessary electromagnetic coupling.

Grounding conductors

Since the grounding conductors 10 and 11 cover both surfaces of the multilayered circuit substrate, they have a shielding function. Therefore, the signal layer LS or an internal circuit that is formed in a layer close to the signal layer LS can be sufficiently isolated electromagnetically from external circuits.

Circuit characteristics

The above-described circuit that is comprised of the lead line 1, the capacitance lands 4 and 5, and the through-holes 6 and 7 is a low pass filter when viewed from one end of the lead line 1, and provides a superior high-frequency interruption effect. In particular, maximum attenuation is obtained at the resonance frequency of a series resonance circuit comprising the inductances of the through-holes 6 and 7 and the capacitances of the capacitance lands 4 and 5. In addition, by setting the capacitances of the capacitance lands 4 and 5 at another value in the manner described above, a plurality of attenuation poles or a wide interruption band can be easily obtained.

Fig. 6 is a schematic sectional view of a high-frequency choke circuit according to a third embodiment of the invention. As shown in Fig. 6, a high-frequency choke circuit may be constructed so as to have only one capacitance land 4. This embodiment can also provide, with a simpler circuit configuration, a superior high-frequency interruption effect as in the case of the first embodiment. In addition, since the capacitance land 4 is distant from the lead line 1, i.e., the signal layer LS, unnecessary coupling with a microwave circuit can be minimized as described above.

While the high-frequency choke circuit according to the invention is used as a part of, for instance, a microwave or millimeter wave integrated circuit, it can also be used as a part of, for instance, an EMI (electromagnetic interference) filter. In particular, when used as a part of a composite microwave circuit module, the high-frequency choke circuit of the invention can enable the module to be miniaturized and improve its performance.

Claims

1. A high-frequency choke circuit for interrupting a high-frequency component, characterized by:
 - grounding conductors (10, 11) formed on both surfaces of a dielectric layer (2, 3, 8, 9);
 - a lead line (1) formed within the dielectric layer;
 - capacitance means (4, 5) disposed in the dielectric layer and opposed to at least one of

the grounding conductors, the capacitance means being closer to the grounding conductor than to the lead line; and

connection means (6, 7) for electrically connecting the lead line and the capacitance means, the connection means being formed in the dielectric layer.

2. The high-frequency choke circuit according to claim 1, wherein the capacitance means comprises first and second capacitance conductors (4, 5) opposed to the respective grounding conductors (10, 11).
3. The high-frequency choke circuit according to claim 2, wherein the connection means comprises first and second through-holes (6, 7) respectively connecting the first and second capacitance conductors (4, 5) to the lead line (1).
4. The high-frequency choke circuit according to claim 1, wherein the capacitance means comprises a capacitance conductor opposed to one of the grounding conductors.
5. The high-frequency choke circuit according to claim 4, wherein the connection means comprises a through-hole connecting the capacitance conductor to the lead line.
6. The high-frequency choke circuit according to any of claims 1 - 5 wherein a distance between one of the grounding conductors and the capacitance means opposed to the grounding conductor is $1/3$ or smaller than the distance between the lead line and the grounding conductor.
7. A high-frequency choke circuit formed in a dielectric multilayered structure, comprising:
 - grounding conductor layers (LG1, LG2) covering both surfaces of a dielectric layer (2, 3, 8, 9);
 - a signal layer (LS) located at the center of the dielectric layer, the signal layer having at least a high-impedance line (1) formed thereon;
 - at least one capacitance conductor layer (LC1, LC2) formed within the dielectric layer, the capacitance conductor layer being opposed to one of the grounding conductor layers and disposed at a position more distant from the signal layer than from the grounding conductor layer; and
 - at least one interconnection conductor (6, 7) formed in the dielectric layer to connect the high-impedance line and at least one capaci-

tance conductor layer.

8. The high-frequency choke circuit according to claim 7, wherein at least one capacitance conductor layer comprises top and bottom capacitance conductor layers that are opposed to the respective grounding conductor layers. 5
9. The high-frequency choke circuit according to claim 8, wherein at least one interconnection conductor layer comprises top and bottom through-holes connecting the high-impedance line and the top and bottom capacitance conductor layers, respectively. 10
15
10. The high-frequency choke circuit according to claim 7, wherein at least one capacitance conductor layer comprises one capacitance conductor layer opposed to one of the grounding conductors. 20
11. The high-frequency choke circuit according to claim 10, wherein at least one interconnection conductor layer comprises a through-hole connecting the high-impedance line and the capacitance conductor layer. 25
12. The high-frequency choke circuit according to any of claims 7 - 11 wherein a distance between one of the grounding conductor layers and the capacitance conductor layer opposed to the grounding conductor layer is $1/3$ or smaller than the distance between the high-impedance line and the grounding conductor layer. 30
35

40

45

50

55

FIG.1
(PRIOR ART)




FIG.2




FIG.3




FIG.4




FIG.5






FIG.6





Europäisches Patentamt
European Patent Office
Office européen des brevets



(11) EP 0 660 433 A3

(12) EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
05.06.1996 Bulletin 1996/23

(51) Int. Cl.⁶: H01P 1/203, H01P 1/20

(43) Date of publication A2:
28.06.1995 Bulletin 1995/26

(21) Application number: 94120567.6

(22) Date of filing: 23.12.1994

(84) Designated Contracting States:
DE FR GB

(30) Priority: 24.12.1993 JP 346046/93

(71) Applicant: NEC CORPORATION
Tokyo (JP)

(72) Inventors:
• Yamamoto, Osamu,
Nec Corporation
Minato-ku, Tokyo (JP)

• Ohmagari, Shinichi,
Nec Corporation
Minato-ku, Tokyo (JP)
• Nishida, Masakazu,
Nec Corporation
Minato-ku, Tokyo (JP)


(74) Representative: VOSSIUS & PARTNER
Postfach 86 07 67
81634 München (DE)

(54) High-frequency choke circuit

(57) A high-frequency choke circuit comprises a dielectric layer (2, 3, 8, 9) covered with grounding conductors (10, 11), a lead line (1) of high-impedance and capacitance lands (4, 5) formed within the dielectric layer, and through-holes (6, 7) connecting the lead line and the capacitance lands. The capacitance lands are disposed closer to the grounding conductors, resulting in large capacitance with small areas. The capacitance lands are formed on a layer distant from the layer on

which the lead line is formed. Therefore, unnecessary electromagnetic coupling with other circuits formed on the same layer as the lead line can be reduced. The grounding conductors cover both surfaces of the dielectric layers that incorporate the capacitance lands and the lead line to thereby shield the circuit formed in the dielectric layers electromagnetically from outside.

FIG.2



EP 0 660 433 A3



European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 94 12 0567

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.6)
A	IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, vol. 35, no. 6, June 1987, NEW YORK US, pages 597-600, XP002000465 B.J. MINNIS: "Decade bandwidth bias T's for MIC applications up to 50 GHz" * page 599, left-hand column, line 21 - right-hand column, line 7; figure 3A *	1	H01P1/203 H01P1/20
D,A	PATENT ABSTRACTS OF JAPAN vol. 17, no. 89 (E-1323), 22 February 1993 & JP-A-04 284002 (FUJITSU LTD), 8 October 1992, * abstract *	1	
			TECHNICAL FIELDS SEARCHED (Int.Cl.6)
			H01P
The present search report has been drawn up for all claims			
Place of search THE HAGUE		Date of completion of the search 15 April 1996	Examiner Den Otter, A
<p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category A : technological background O : non-written disclosure P : intermediate document</p> <p>T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons</p> <p>& : member of the same patent family, corresponding document</p>			

EPO FORM 1503 (04/92) (P4/C01)